Skip to content

@pulp-platform pulp-platform

Change the repository type filter

All

    Repositories list

    322 repositories

    • magia-sdk

      Public
      C
      •9•5•0•6•Updated Apr 20, 2026Apr 20, 2026

    • spatz

      Public
      Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
      C
      •
      Apache License 2.0
      •42•146•4•7•Updated Apr 20, 2026Apr 20, 2026

    • control-pulp

      Public
      C
      •
      Other
      •4•8•1•3•Updated Apr 20, 2026Apr 20, 2026

    • cheshire

      Public
      A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
      asicfpgasimulation
      asicfpgasimulationriscvsystemverilogrtl-design
      Verilog
      •
      Other
      •105•328•18•23•Updated Apr 20, 2026Apr 20, 2026

    • ManyRVData

      Public
      C
      •3•3•0•4•Updated Apr 20, 2026Apr 20, 2026

    • ara

      Public
      The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core
      asiccpuvector
      asiccpuvectorriscvararvvrv64gcv
      C
      •
      Other
      •182•510•89•9•Updated Apr 20, 2026Apr 20, 2026

    • pulp-sdk

      Public
      C
      •
      Apache License 2.0
      •82•124•19•9•Updated Apr 20, 2026Apr 20, 2026

    • gwaihir

      Public
      aka Lago-Mio
      C
      •
      Other
      •0•1•0•2•Updated Apr 17, 2026Apr 17, 2026

    • chimera

      Public
      Python
      •
      Apache License 2.0
      •9•24•9•3•Updated Apr 17, 2026Apr 17, 2026

    • croc

      Public
      A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
      asicriscvsystemverilog
      asicriscvsystemverilogrtl-design
      SystemVerilog
      •
      Other
      •106•223•3•7•Updated Apr 17, 2026Apr 17, 2026

    • cvfpu

      Public
      Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
      SystemVerilog
      •
      Apache License 2.0
      •154•19•0•5•Updated Apr 17, 2026Apr 17, 2026

    • pulp-actions

      Public
      Python
      •
      Apache License 2.0
      •4•10•1•0•Updated Apr 17, 2026Apr 17, 2026

    • common_cells

      Public
      Common SystemVerilog components
      SystemVerilog
      •
      Other
      •195•738•26•13•Updated Apr 17, 2026Apr 17, 2026

    • llvm-project

      Public
      C++
      •17k•14•7•1•Updated Apr 17, 2026Apr 17, 2026

    • snitch_cluster

      Public
      An energy-efficient RISC-V floating-point compute cluster.
      C
      •
      Apache License 2.0
      •101•129•17•5•Updated Apr 17, 2026Apr 17, 2026

    • MAGIA

      Public
      Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.
      C
      •
      Apache License 2.0
      •6•19•10•4•Updated Apr 17, 2026Apr 17, 2026

    • AraXL

      Public
      A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
      C
      •
      Other
      •5•7•1•1•Updated Apr 17, 2026Apr 17, 2026

    • pulpissimo

      Public
      This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
      SystemVerilog
      •
      Other
      •194•473•131•7•Updated Apr 16, 2026Apr 16, 2026

    • bender

      Public
      A dependency management tool for hardware projects.
      Rust
      •
      Apache License 2.0
      •59•365•24•8•Updated Apr 16, 2026Apr 16, 2026

    • clic

      Public
      RISC-V fast interrupt controller
      interruptrisc-vclic
      interruptrisc-vclic
      SystemVerilog
      •
      Apache License 2.0
      •5•34•7•4•Updated Apr 16, 2026Apr 16, 2026

    • redundancy_cells

      Public
      SystemVerilog IPs and Modules for architectural redundancy designs.
      SystemVerilog
      •
      Other
      •10•20•0•5•Updated Apr 16, 2026Apr 16, 2026

    • datamover

      Public
      SystemVerilog
      •
      Other
      •2•1•0•1•Updated Apr 16, 2026Apr 16, 2026

    • Onnx4Deeploy

      Public
      A comprehensive framework for ONNX model generation, optimization, and deployment for Deeploy.
      Python
      •5•7•0•1•Updated Apr 16, 2026Apr 16, 2026

    • mempool

      Public
      A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
      asicrisc-vmanycore
      asicrisc-vmanycore
      C
      •
      Apache License 2.0
      •61•318•3•4•Updated Apr 15, 2026Apr 15, 2026

    • cluster_icache

      Public
      An instruction cache for processor clusters, originally developed for the snitch cluster.
      SystemVerilog
      •
      Other
      •7•5•0•6•Updated Apr 15, 2026Apr 15, 2026

    • axi

      Public
      AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
      asicfpgahardware
      asicfpgahardwarertlipsystemverilogaxinetwork-on-chipaxi4axi4-lite
      SystemVerilog
      •
      Other
      •351•1.6k•52•21•Updated Apr 15, 2026Apr 15, 2026

    • FlooNoC

      Public
      A Fast, Low-Overhead On-chip Network
      SystemVerilog
      •
      Apache License 2.0
      •60•280•23•4•Updated Apr 14, 2026Apr 14, 2026

    • Deeploy

      Public
      DNN Compiler for Heterogeneous SoCs
      mcutinymlml-compiler
      mcutinymlml-compiler
      Python
      •41•64•15•16•Updated Apr 13, 2026Apr 13, 2026

    • cva6

      Public
      This is the fork of CVA6 intended for PULP development.
      Assembly
      •
      Other
      •929•22•1•7•Updated Apr 13, 2026Apr 13, 2026

    • Insitu-Cache

      Public
      SystemVerilog
      •
      Other
      •2•5•0•0•Updated Apr 12, 2026Apr 12, 2026
    ProTip! When viewing an organization's repositories, you can use the props. filter to filter by custom property.