e200_opensource/verilator/sim.cpp at 21e71fba5031d314fe2035f2b4f697eb67549369 · SI-RISCV/e200_opensource · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
/*
Copyright 2018 Tomas Brabec

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/

#include "Vtb_verilator.h"
#include <verilated.h>

#if VM_TRACE
#include <verilated_vcd_c.h>
#endif

vluint64_t simtime = 0;       // Current simulation time
				// This is a 64-bit integer to reduce wrap over issues and
				// allow modulus.  You can also use a double, if you wish.

double sc_time_stamp () {       // Called by $time in Verilog
	return simtime;       // converts to double, to match
				// what SystemC does
}

int main(int argc, char **argv, char **env) {
	Verilated::commandArgs(argc, argv);
	Vtb_verilator* top = new Vtb_verilator;
	int cnt;
	simtime = 0;

#if VM_TRACE
	Verilated::traceEverOn(true);
        VerilatedVcdC* tfp = new VerilatedVcdC;
#if VCDTRACE
	top->trace (tfp, 99);
        tfp->open ("dump.vcd");
#endif
#endif

	// reset
	top->rst_n = 1;
	top->clk = 0;
	top->eval();
#if VM_TRACE && VCDTRACE
	tfp->dump(simtime);
#endif
	simtime++;
	top->rst_n = 0;
	top->eval();
#if VM_TRACE && VCDTRACE
	tfp->dump(simtime);
#endif
	simtime++;
	top->rst_n = 1;
	top->eval();
#if VM_TRACE && VCDTRACE
	tfp->dump(simtime);
#endif
	simtime++;

	while (!Verilated::gotFinish() && cnt < (1 << 15)) {
		top->clk = 1;
		top->eval();
#if VM_TRACE && VCDTRACE
		tfp->dump(simtime);
#endif
		simtime++;
		top->clk = 0;
		top->eval();
#if VM_TRACE && VCDTRACE
		tfp->dump(simtime);
#endif
		simtime++;
		cnt++;
	}
	delete top;

#if VM_TRACE
#if VCDTRACE
	tfp->close();
#endif
	delete tfp;
#endif

	if (!Verilated::gotFinish()) {
		printf("Simulation time out! Forced stop ...\n");
		return 1;
	} else {
#if VM_COVERAGE
		VerilatedCov::write("coverage.dat");
#endif // VM_COVERAGE
		return 0;
	}
}