generational (batch) model. steady-state (incremental) model.
- http://www.semiconductors.org
- Dally, W., 2022. On the model of computation. Communications of the ACM, 65(9), pp.30-32.
- Blelloch, G., Dally, W., Martonosi, M., Vishkin, U. and Yelick, K., 2021, July. SPAA'21 panel paper: Architecture-friendly algorithms versus algorithm-friendly architectures. In Proceedings of ACM Symposium on Parallelism in Algorithms and Architectures (pp. 1-7). [Yelick is a member of American National Academy of Engineering]
- Thompson, N.C. and Spanuth, S., 2021. The decline of computers as a general purpose technology. Communications of the ACM, 64(3), pp.64-72.
- Dally, W., Turakhia, Y. and Han, S., 2020. Domain-specific hardware accelerators. Communications of the ACM, 63(7), pp.48-57.
- Leiserson, C.E., Thompson, N.C., Emer, J.S., Kuszmaul, B.C., Lampson, B.W., Sanchez, D. and Schardl, T.B., 2020. There’s plenty of room at the Top: What will drive computer performance after Moore’s law?. Science, 368(6495), p.eaam9744.
- Khan, H.N., Hounshell, D.A. and Fuchs, E.R., 2018. Science and research policy at the end of Moore’s law. Nature Electronics, 1(1), pp.14-21.
- Vishkin, U., 2014. Is multicore hardware for general-purpose parallel processing broken?. Communications of the ACM, 57(4), pp.35-39.
- Moore, G.E., 2006. Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp. 114 ff. IEEE Solid-State Circuits Society Newsletter, 11(3), pp.33-35.
- Karp, R.M. and Ramachandranj, V., 1988. A survey of parallel algorithms for shared-memory machines. University of California at Berkeley.